Rtl Design and Design Verification
2 days ago
Main Responsibilities (RTL Design)
- Make design documents, integration guidelines.
- Write RTL code (Verilog or SystemVerilog)
- Make IP configuration and generate RTL if the IP is provided from other vendors.
- Integrate IP into block, then release RTL of whole block including abstraction of block in IP-XACT format to build SoC.
- Cooperate with Verification Team to qualify the design.
Required Skills (RTL Design)
- Familiar with RTL/logic design flow and basic knowledge such as FSM, combinational logic, sequential logic, FIFO, etc.
- Good understanding of Verilog/SystemVerilog for synthesis
- Good understanding of design techniques such as multi clock domain crossing (CDC), low power, etc.
Career Qualifications (RTL Design)
- Junior: 3+ years of experience in IP design or integration
- Senior and above: 5+ years of experience in IP design or integration
Preferred Qualifications (RTL Design)
- Task schedule management
- Self-investigation
- Reporting and problem explanation skills
Main Responsibilities (Design Verification)
- IP/SoC design verification
- Review the IP/SoC specification and architecture.
- Design verification methodolgy and flow implementation and improvement
- Extract the features and define the verification plan.
- Execute on the verification plan through testbench development, test generation, failure analysis and coverage analysis/closure.
- Cooperate with system engineers, HW/SW developors and other relevant functions to solve technical issues for quality.
- Support other RTL verification, integration and prototyping teams.
- Support HW/SW Bring-up and debugging.
- RTL and gate-level simulation
Career Qualifications (Design Verification)
- From 3 + to 5+ years of experience in related work (SoC/IP design verification)
- Good understanding of computer architecture and Verilog
- Understanding of SoC design flow and methodology
- Capability to extract the design features and define the verification plan.
- Failure analysis and decision-making skills
- Basic knowledge of SystemVerilog and UVM
- Experience developing UVM-based IP test-benches.
- Project schedule management experience
Preferred Qualifications (Design Verification)
- Domain knowledge for CPU, coherent/noncoherent cache system, SOC bus, DRAM controller, accelerators (NPU, GPU, DSP), multimedia and display IP (ISP, video codec, HDMI/DP)
- Working experience of UPF-based power-aware simulation, System Verilog Assertion (SVA)
- Advanced knowledge of standard SoC design and verification flows including RTL design, simulation and testbench development, coverage analysis and constrained random testing.
- Excellent knowledge of one of the following scripting languages: Perl, TCL, Csh or Python
- Proven knowledge of formal verification methodology
Preferred Character (for RTL Design & Design Verification)
- Encouraging team members to be motivated with good coaching skills to accomplish their work
- Good at 1:1 communication with team members to build up good relationship and work as a team
- Facilitating collaboration within and across teams to address root-cause and debug issues.
- Good decision-making skills and respectful of team members' opinions
- Good communication skills to collaborate across teams and functions.
-
3.rtl Design
7 months ago
Ho Chi Minh City, Vietnam Faraday Technology Corporation Full time**Responsibilities** - IP test-chip integration design and verification (memory IP and standard library IP) - IP test chip development in advanced nodes Coordinate cross-site & cross-division communication & discussion **Requirements**: - At least 2 year experience in RTL design and verification - Familiar with digital design flow & tools: Verilog, VCS,...
-
Rtl Design Senior Engineer
7 months ago
Ho Chi Minh City, Vietnam PERSOLKELLY Vietnam Full timeSemiconductor industry - RTL Design - Attractive salary package and benefit **Tasks of RTL/logic designer** - Make design documents, integration guidelines. - Write RTL code (Verilog, or System Verilog). - Make IP configuration and generate RTL if the IP is provided from other vendors. - Integrate IP into block, then release RTL of whole block including...
-
Rtl Design Engineer
7 months ago
Ho Chi Minh City, Vietnam ADI Consulting Full timeWorking Time Mon ~ Fri | Flexible coming time (7:00 - 10:00am) Salary Negotiable Rank Senior Group Design Service Department Design Centre Responsible for RTL engineer from concept study, architecture definition, design and verification, to silicon bring-up and characterization. - Study the requirements of the digital functions then describe the...
-
Design Verification Engineer
7 months ago
Ho Chi Minh City, Vietnam Marvell Full timeAbout Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire...
-
Design Verification Engineer
7 months ago
Ho Chi Minh City, Vietnam Công ty TNHH Renesas Design Việt Nam. Full timeMô tả công việc Our team is performing design and verification for MEMORY control (DBSC) as the below steps: - Make DRBFM, target specification, implementation specification. - Generate/coding full or a part of IP. - Perform UT and CT/ST verification. - Perform synthesis and checkers (HLDRC, DFTcheck, STAcheck). - Perform test point insertion, Meta-FF...
-
Design Verification Engineer/senior
7 months ago
Ho Chi Minh City, Vietnam PERSOLKELLY Vietnam Full timeInternational company - Full flow IC Design - New project in Vietnam Main Responsibilities - IP/SOC design verification - Building the RTL design verification team starting from finding well-qualified semiconductor verification engineers - Review the IP/SOC specification and architecture - Extract the features and define the verification plan - Execute on...
-
SOC Design Verification Senior Engineer
7 months ago
Ho Chi Minh City, Vietnam PERSOLKELLY Vietnam Full timeSemiconductor industry - SoC Design Verification Senior Engineer - Attractive salary package and benefit **Main Responsibilities** - IP/SOC design verification - Review the IP/SOC specification and architecture - Design verification methodology and flow implementation and improvement. - Extract the features and define the verification plan - Execute on the...
-
Asic Digital Rtl Design Engineer
4 days ago
Ho Chi Minh City, Vietnam Công Ty TNHH Synopsys Việt Nam Full time**Mô tả công việc**: (Mức lương: Thỏa thuận) At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced...
-
Rtl Designer
3 months ago
Thành phố Hồ Chí Minh, Vietnam Synopsys Full time**Job Descriptions**: - Responsible for specification development, architecture design and RTL development for High Bandwidth Interface PHY IP (AIB, UCIe, etc.). - Define synthesis design constraints, resolve issues related to STA and Gate level simulation. - Collaborate with Verification team and review the Verification plan mapping with specification. -...
-
Principal Design Verification Engineer
7 months ago
Ho Chi Minh City, Vietnam Synopsys Full time48345BR - VIETNAM - Ho Chi Minh **Job Description and Requirements** **Principal Design Verification Engineer**.** **About the Opportunity**: We are **Synopsys Solution Group**, and we are proud to be at the heart of the innovations that impact the world and change the way people live. Everything you need to enable innovation from Silicon to Software is...
-
Asic Design Verification Engineer
7 months ago
Ho Chi Minh City, Vietnam Synopsys Full time48376BR - VIETNAM - Ho Chi Minh **Job Description and Requirements** **About Synopsys** At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all...
-
Sr Staff Digital Engineer
7 months ago
Ho Chi Minh City, Vietnam Renesas Design Vietnam Full timeRequisition ID: 53207- Department: SoC Front End Design Department- Location: Ho Chi Minh, VN- Job Function: Hardware Engineering- Lead RISC-V CPUSS Design for General Purpose MCU - Join the full flow of RISC-V CPUSS Design: - Make Target & Detail Specifications from Product Requirement Document - Implement the design (RTL Coding) - Define block-level test...
-
Design Verification, Senior Engineer
7 months ago
Ho Chi Minh City, Vietnam Marvell Full timeAbout Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire...
-
Design Verification, Staff Engineer
7 months ago
Ho Chi Minh City, Vietnam Marvell Full timeAbout Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire...
-
Design Verification, Senior Engineer
4 days ago
Ho Chi Minh City, Vietnam Marvell Full timeAbout Marvell At Marvell, we believe that infrastructure powers progress. That execution is as essential as innovation. That better collaboration builds better technology. Trusted by the world’s leading technology companies for 25 years, we move, store, process and secure the world’s data with semiconductor solutions designed for our customers’...
-
Senior/staff Design Verification Engineer
7 months ago
Ho Chi Minh City, Vietnam Synopsys Full time48270BR - VIETNAM - Ho Chi Minh **Job Description and Requirements** - Synopsys Solution Group is expanding our sub-system R&D team in Ho Chi Minh city, Vietnam. We’re seeking a highly motivated design verification engineer to join our growing highspeed interface sub-system R&D team. - Does this sound like a good role for you? - In this role, you will be...
-
Principal Design Verification Engineer
3 months ago
Thành phố Hồ Chí Minh, Vietnam Synopsys Full timeSynopsys Solution Group is expanding our sub-system R&D team in Ho Chi Minh city, Vietnam. We’re seeking a highly motivated design verification engineer to join our growing highspeed interface sub-system R&D team. Does this sound like a good role for you? In this role, you will be responsible for: - Defining verification plans and build verification...
-
Design and Verification, Internship
1 week ago
Ho Chi Minh City, Vietnam Marvell Full timeAbout Marvell At Marvell, we believe that infrastructure powers progress. That execution is as essential as innovation. That better collaboration builds better technology. Trusted by the world’s leading technology companies for 25 years, we move, store, process and secure the world’s data with semiconductor solutions designed for our customers’...
-
Design & Verification Engineer
7 months ago
Ho Chi Minh City, Vietnam Công Ty TNHH Talentbase Vietnam Full time**Mô tả công việc**: (Mức lương: Đến 20 triệu VNĐ) Input the specifications requested by the customer, and carry out specific design verification work using the following languages. ・Function specifications (English) ・Mounting specifications (English) ・RTL (Verilog/SystemVerilog) or high-level synthesis...
-
Design Verification Engineer
7 months ago
Ho Chi Minh City, Vietnam Marvell Full timeAbout Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire...