SOC Design Engineering Intern
6 months ago
Curious to know how Intel designers enable test or debug capability on our chip?Join us for an exciting career in Malaysia Design Center Chipsets Design Team as a SoC Design Engineering Graduate Trainee. In this position, you will have the opportunity to design, develop and validate the Chipsets and SoC IPs for Intel latest product. You will have the opportunity to be trained and to gain exposure to perform SoC design work on the next generation chipsets. Collaborate with stakeholders across IP Design, Front End Design, Back End Design, Architecture/Microarchitecture, Circuit Design, System Emulation, Post-Silicon Manufacturing and other teams to develop and enable Intel products.
**Who You Are**
Your responsibilities will include but not be limited to:
- Block-level floor planning.
- Exploring new AI tools or flows to aid in SOC convergence.
- Auto Place-and-Route (APR) using Synopsys/Fusion or Cadence/Innovus tools.
- Timing verification using Synopsys Prime Time
- Excellent communication skills
- Teamwork
- Strong analytical and problem-solving skills
**Qualifications**:** Minimum Qualifications**:
Able to work onsite for 3-4days per week.
Good English communication.
3+ months of experience/coursework with:
- CMOS transistor level circuit fundamentals
- VLSI hardware design and programming
**Preferred Qualifications**:
3+ months experience with:
- RTL/Logic design Verilog
- Electronic Design Automation tools, flows and methodology.
- Design Compiler, Fusion, Primetime, Innovus
- Layout cleanup DRC, LVS.
- Circuit design
- TCL, Perl and/or C++ programming.
**Inside this Business Group**:
In the Design Engineering Group (DEG), we take pride in developing the best-in-class SOCs, Cores, and IPs that power Intel’s products. From development, to integration, validation, and manufacturing readiness, our mission is to deliver leadership products through the pursuit of Moore’s Law and groundbreaking innovations. DEG is Intel’s engineering group, supplying silicon to business units as well as other engineering teams. As a critical provider of all Intel products, DEG leadership has a responsibility to ensure the delivery of these products in a cost efficient and effective manner.
**Posting Statement**:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
**Benefits**:
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here.
**Working Model**:
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. **In certain circumstances the work model may change to accommodate business needs.**
JobType
Hybrid
-
SOC Physical Design Intern
3 weeks ago
Thành phố Hồ Chí Minh, Vietnam Synopsys Full time**Job Title: SoC Physical Design Intern**: **Introduction**: We Are: Drive technology innovations that shape the way we live and connect. Our technology drives the Era of Pervasive Intelligence, where smart tech and AI are seamlessly woven into daily life. From self-driving cars and health-monitoring smartwatches to renewable energy systems that efficiently...
-
SOC Design Verification Senior Engineer
6 months ago
Ho Chi Minh City, Vietnam PERSOLKELLY Vietnam Full timeSemiconductor industry - SoC Design Verification Senior Engineer - Attractive salary package and benefit **Main Responsibilities** - IP/SOC design verification - Review the IP/SOC specification and architecture - Design verification methodology and flow implementation and improvement. - Extract the features and define the verification plan - Execute on the...
-
SOC Design Engineer
6 months ago
Ho Chi Minh City, Vietnam INTEL Full timePerforms physical design implementation of custom IP and SoC designs from RTL to GDS to create a design database that is ready for manufacturing. - Conducts all aspects of the physical design flow including synthesis, place and route, clock tree synthesis, floor planning, static timing analysis, power/clock distribution, reliability, and power and noise...
-
SOC Design Engineer
6 months ago
Ho Chi Minh City, Vietnam INTEL Full timePerforms physical design implementation of custom IP and SoC designs from RTL to GDS to create a design database that is ready for manufacturing. - Conducts all aspects of the physical design flow including synthesis, place and route, clock tree synthesis, floor planning, static timing analysis, power/clock distribution, reliability, and power and noise...
-
SOC Design Engineer
6 months ago
Ho Chi Minh City, Vietnam INTEL Full timeAs a Physical Design Static Timing Analysis / STA Engineer, your will: - Perform static timing analysis (STA) and timing optimization, generate and verifies timing constraints, performs SI/Noise analysis, and fixes timing & noise violations at full chip/block level for SoCs. - Utilize understanding of Design for Test for timing analysis and constraints. -...
-
SOC Engineering, Staff Engineer
6 months ago
Ho Chi Minh City, Vietnam Synopsys Full time49144BR - VIETNAM - Ho Chi Minh **Job Description and Requirements** **Opportunities** - Offer professional, innovative, fair and fun working environment. Strong culture company. - Competitive salary and benefit. Strong support from company for health: Insurance, Sport clubs: Football, Ping-Pong, Badminton, Yoga, Zumba - Strong support from company for...
-
Senior/staff Physical Design SOC Engineer
3 weeks ago
Thành phố Hồ Chí Minh, Vietnam Synopsys Full time**We Are**: At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform...
-
Design Implementation Engineer, Intern
7 months ago
Ho Chi Minh City, Vietnam Ampere Computing Full time**The role** We are looking for Physical Implementation Intern to help us grow our team. This is a great opportunity to become our regular engineer (and does not require the experience). You will be responsible for ASIC Design implementation on our cutting edge ARMv8 based server on chip solutions that will be the backbone of future data centers and also...
-
Sr Staff Digital Engineer
7 months ago
Ho Chi Minh City, Vietnam Renesas Design Vietnam Full timeRequisition ID: 54728- Department: SoC IP Development Department- Location: Ho Chi Minh, VN- Job Function: Hardware Engineering**Logic Design** - Involve in some or all aspects of digital integrated circuit design from initial concept through to design and verification of Chip (SoC/ASIC), IP/Peripheral and CPU core by hardware description language (Verilog...
-
Design Verification Engineer/senior
7 months ago
Ho Chi Minh City, Vietnam PERSOLKELLY Vietnam Full timeInternational company - Full flow IC Design - New project in Vietnam Main Responsibilities - IP/SOC design verification - Building the RTL design verification team starting from finding well-qualified semiconductor verification engineers - Review the IP/SOC specification and architecture - Extract the features and define the verification plan - Execute on...
-
SOC Engineering, Engineer
6 months ago
Ho Chi Minh City, Vietnam Synopsys Full time49957BR - VIETNAM - Ho Chi Minh **Job Description and Requirements** **Job Description and Requirements** In this role you will be responsible for digital implementation from RTL to GDSII, which includes the following stages: - Gate level netlist synthesis - Physical implementation - Static Timing Analysis - EMIR - Physical verification - Signoff **Key...
-
Senior/staff/sr. Staff Physical Design SOC Engineer
6 months ago
Ho Chi Minh City, Vietnam Synopsys Full time50460BR - VIETNAM - Ho Chi Minh **Job Description and Requirements** **Opportunities** - Offer professional, innovative, fair and fun working environment. Strong culture company. - Competitive salary and benefit. Strong support from company for health: Insurance, Sport clubs: Football, Ping-Pong, Badminton, Yoga, Zumba - Strong support from company for...
-
8. SOC Physical Design Technical Lead
6 months ago
Ho Chi Minh City, Vietnam Faraday Technology Corporation Full time**Responsibilities** - Participate in ASIC development project with emphasis in place and route implementation (block, subsystem and/or top-level), timing closure, low power, physical verification, power analysis and IR/EM with package - Coordinate and drive physical design activities of the SoC and support cross-functional engineering effort for signoff...
-
SOC Pre-silicon Verification Engineer
6 months ago
Ho Chi Minh City, Vietnam INTEL Full timeAs a Pre-silicon Verification Engineer, you are required to: - Develop and document test plan and test sources. Ensure all the RTL Design being validated well to eliminate design flawless to customer. - Perform test verification and enhancement to ensure design quality and robustness. - Drive test review with counterparts such as Pre-Silicon SoC, IP design,...
-
Sr Staff Digital Engineer
6 months ago
Ho Chi Minh City, Vietnam Renesas Design Vietnam Full timeRequisition ID: 53207- Department: SoC Front End Design Department- Location: Ho Chi Minh, VN- Job Function: Hardware Engineering- Lead RISC-V CPUSS Design for General Purpose MCU - Join the full flow of RISC-V CPUSS Design: - Make Target & Detail Specifications from Product Requirement Document - Implement the design (RTL Coding) - Define block-level test...
-
Principal Digital Engineer
6 months ago
Ho Chi Minh City, Vietnam Renesas Design Vietnam Full timeRequisition ID: 54356- Department: SoC IP Development Department- Location: Ho Chi Minh, VN- Job Function: Hardware Engineering- Our team is performing design and verification for Serdes IP (High speed interface) as the below steps: - Make DRBFM, target specification, implementation specification. - Generate/coding full or a part of IP. - Perform UT, CT &...
-
SOC Engineering Staff/sr. Staff Engineer
2 months ago
Thành phố Hồ Chí Minh, Vietnam Synopsys Full time**We Are**: At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform...
-
Front-end Design Engineer
7 months ago
Ho Chi Minh City, Vietnam Ascend Microsystems Sdn Bhd Full timeJob Summary: We are seeking an experienced front-end design engineer with a strong background in ICC2, STA, and Verilog to join our team. As a front-end design engineer, you will be responsible for designing, implementing, and verifying digital designs for advanced ASICs. **Job Description**: - Definition, design, verification, and documentation for SoC...
-
Physical Design Engineer
6 months ago
Ho Chi Minh City, Vietnam Marvell Full timeAbout Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire...
-
SOC Physical Design Technical Lead
1 month ago
Thành phố Hồ Chí Minh, Vietnam Brightstar Viet Nam Full time**Location**: Nguyen Cu Trinh, Dist 01, HCMC **Salary**: Open to negotiate **Note**:5+ YoE, English Fluency **Responsibilities** - Participate in ASIC development project with emphasis in place and route implementation (block, subsystem and/or top-level), timing closure, low power, physical verification, power analysis and IR/EM with package - Coordinate...