Asic Physical Design Engineer

50672BR
- VIETNAM - Ho Chi Minh

**Job Description and Requirements**

**About the Opportunity and Excitement**
- Everything you need to enable innovation from Silicon to Software is what we make at Synopsys. We’re proud to be at the heart of the innovations that impact the world and change the way people live. This opportunity offers much more than just an engineering job, this is from Synopsys Solution Group - the top IP provider in the world, where the best IPs with the broadest portfolio and the most advanced technology are created.
- If you’re ready to excel, innovate, and pursue a passion in ASIC physical design for IP, Subsystem or SoC, we’d like to welcome you to our Digital Implementation team in Ho Chi Minh city, Vietnam. We are looking for Physical Design Engineers of various levels. With your expertise, together with the industry most talented professionals in the team, empowered by Synopsys EDA ecosystem, you are fueling the new era of Smart Everything by offering high-speed silicon-proven interface IP solutions in the latest process technology for the most cutting-edge industry vertical including Artificial intelligence, Autonomous Vehicles, High-Performance Compute, Cloud, 5G Mobile and the IoT etc. IPs and subsystems you make will be integrated into tens of millions of SoCs that are used by billions of people.
- You will be joining a true global team that has personality, enthusiasm and a fun culture with diversity. You will have all the support you need to grow and develop with us. No matter where you are in your career, the experience and expertise you grow here will put you miles ahead in the career advancement and open the path to all possibilities.

**What You’ll Be Doing**
- Develop a variety of advanced high-performance interface IPs, test chips and subsystem (e.g. Serdes/DDR/HDMI/MIPI/USB etc.) at the latest 7nm/5nm/3nm process nodes.
- Drive the complete digital implementation from RTL to GDS including Synthesis, Floor Planning, Power Analysis and Planning, CTS, Placement and Routing, STA, EMIR Signoff and Physical Verification.
- Create physical design methodologies and automation scripts for various implementation steps by leveraging Synopsys EDA ecosystem.
- Ensure timely incoming and outgoing deliveries, report on project progress, interact and collaborate with multiple cross functional teams and the product team, and provide technical support to customers when needed.

**What you’ll bring in**
- Develop a variety of advanced high-performance interface IPs, test chips and subsystem (e.g. Serdes/DDR/HDMI/MIPI/USB etc.) at the latest 7nm/5nm/3nm process nodes.
- A relevant degree in Electrical or Computer Engineering, or Computer Science.
- 0-2 years of hands-on experience in ASIC physical implementation and EDA tools.
- Basic engineering understanding of the underlying concepts of IC design, implementation flows and sign-off methodologies for deep submicron design.
- Knowledge of industry standard data file formats: Verilog, GDS, LEF, DEF, SDF, LIB, UPF, CPM, CMM.
- Scripting and programming skills: TCL, Make, Unix Shell, Perl, Python.
- Good written and verbal communication in English.

**It’d be amazing if you have**
- Recent contribution to project tape-outs.
- Understanding of logical bottle necks impacting timing closure and methods to overcome these challenges.
- Proficiency in TCL, Make, Unix Shell, Perl, Python scripting.
- Experience with Synopsys tools such as Design Compiler, IC Compiler (2), Fusion Compiler, Prime Time, IC Validator.

**Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.**

**Job Category**
- Engineering

**Country**
- Viet Nam

**Job Subcategory**
- ASIC Physical Design

**Hire Type**
- Employee