Physical Design Engineer

2 weeks ago


Ho Chi Minh City, Ho Chi Minh, Vietnam Ampere Computing Full time

The Role


As part of the Physical Design team at Ampere, you will be responsible for ASIC physical design and implementation on our cutting edge ARMv8 based server on chip solutions that will be the backbone of future data centers.

You will be interacting on a daily basis with our design team worldwide and will work on the latest technology nodes available in the industry.

You will have an opportunity to work collaboratively with and learn from industry veteran designers and architects to create a breakthrough design for cloud computing.


Our Physical Design Engineer will work with multi-functional global teams to implement Partition/Block level Constraint development, Synthesis, Floorplan, Place and Route, Timing closure, LEC, IR/EM and DRC/LVS closure for our next generation highly complex 3nm/5nm/7nm/advanced-node Server class Processor products.


What the Physical Design Team wants you to know
Being a Physical Design Engineer at Ampere is interesting, challenging, and will expand your professional breadth.

You will learn how a world-class design team develop their microprocessor using Ampere Arm-based platform plus our in-house and 3rd party IP portfolio.

Also, you will understand pressure of being the leader team in the market, that push us to solve technical problems, and deliver product on time.

The experience at Ampere that you will possess will be valuable for your career path.

What you will do

  • Responsible for all aspect of physical design from RTL to GDS on submicron node, 16nm or lower
  • Work with RTL, Architect, package teams to define chip size, chip floorplan, IO location, bumps placement.
  • Collaborate with related team (RTL/DV/Power/Implementation) for best PPA (performance, power, area)
  • Work with RTL/Implementation team for function ECOs, full chip timing closure, physical design signoff
  • Develop physical design methodologies, flow customization/automation, synthesis, LEC, floorplanning, power/clock distribution, IP block assembly, place & route, and timing closure.
  • Responsible for enhancing PD flow for more productivity and design efficiency.
  • Work with packaging, powergrid designer to plan on bumps, powergrid distribution, power planning, EMIR analysis, for multiple domains at the chiplevel.

What you will bring

  • Min 10+ years of handon physical design experience from netlist to GDS on submicron node 28nm or lower
  • Handon experience with Cadence or Synopsys physical implementation tool and Calibre DRC/LVS physical verification tool
  • Experience with floorplan trade off, placement and routing approaches, pre
- and post-silicon ECO, timing closure, congestion resolution, IR-drop and crosstalk reduction techniques.

  • Experience with highspeed Clock Tree Synthesis, topology and trade off.
  • Experience with signal integrity effect and solution
  • Experience with constraint debug, timing closure are plus.
  • Experience with FinFET technology is a plus.
  • Great communication and collaboration skills.
  • Excellent analysis, problem solving skills.
  • Good English communications skills, both verbal and writing

Education

  • BS/MS/Ph.
D in Electronic/Physic/Computer Engineering/Computer Science or a related field.

Our Company

Our Story
Like the scientist behind its name, Ampere employees are innovators. We understand the needs of cloud computing and different software requirements.

We are inventing what comes next and looking at everything from the structure of memory and how efficient the system is, to considerations on speed, cost of electricity and ability to cool.

Power, size, weight and cost are driving the technology requirements and the innovation to come.

  • Ho Chi Minh City, Ho Chi Minh, Vietnam Ampere Computing Full time

    The RoleAs part of the Physical Design team at Ampere, you will be responsible for ASIC physical design and implementation on our cutting edge ARMv8 based server on chip solutions that will be the backbone of future data centers. You will be interacting on a daily basis with our design team worldwide and will work on the latest technology nodes available in...


  • Ho Chi Minh City, Ho Chi Minh, Vietnam PERSOLKELLY Vietnam Full time

    Senior level (from 5 YOE) Competitive salary and benefits package Hybrid workingJob Title: Physical DesignKey Responsibilities: Design and implement advanced physical layouts for integrated circuits using industrystandard EDA tools. Perform floor planning, power planning, placement, routing, and physical verification of designs to meet performance, power,...


  • Ho Chi Minh City, Ho Chi Minh, Vietnam PERSOLKELLY Vietnam Full time

    Proficient English communication level Above 3 years in IC Chip physical designPerform Netlist-to-GDS design flow, including floor planning, placement, timing optimization, clock tree synthesis and routing.Support STA timing analysis and fixingPerform physical verification, including DRC, LVS, IR drop and DFM analysis.Major:EE/CS.Familiar with Cadence...


  • Ho Chi Minh City, Ho Chi Minh, Vietnam Synopsys Full time

    50672BR VIETNAM Ho Chi MinhJob Description and RequirementsAbout the Opportunity and Excitement Everything you need to enable innovation from Silicon to Software is what we make at Synopsys. We're proud to be at the heart of the innovations that impact the world and change the way people live. This opportunity offers much more than just an engineering job,...


  • Ho Chi Minh City, Ho Chi Minh, Vietnam Synopsys Full time

    49081BR VIETNAM Ho Chi MinhJob Description and Requirements The Synopsys Mixed-Signal IP organization seeking a highly motivated individual responsible for the physical implementation of complex Mixed signal IPs and test chips across multiple process technologies.- We're looking for a Physical Design Implementation Engineer to join the team.Does this sound...


  • Ho Chi Minh City, Ho Chi Minh, Vietnam Synopsys Full time

    50671BR VIETNAM Ho Chi MinhJob Description and Requirements Our Silicon Design & Verification business is all about building highperformance silicon chips—faster. We're the world's leading provider of solutions for designing and verifying advanced silicon chips. And we design the nextgeneration processes and models needed to manufacture those chips. We...


  • Ho Chi Minh City, Ho Chi Minh, Vietnam Adecco Full time

    Job summary:Job level: Technical LeadDirect report: ManagerLocation: HCM or Da NangResponsibilities:Job Overview: Work with design teams across various disciplines in helping them take their blocks (custom, PnR) and making sure all the blocks meet physical requirements. Implement/Support blocks with multivoltage designs through all aspects of RTL to GDS....


  • Ho Chi Minh City, Ho Chi Minh, Vietnam Marvell Full time

    About MarvellAt Marvell, we believe that infrastructure powers progress. That execution is as essential as innovation. That better collaboration builds better technology. Trusted by the world's leading technology companies for 25 years, we move, store, process and secure the world's data with semiconductor solutions designed for our customers' current needs...


  • Ho Chi Minh City, Ho Chi Minh, Vietnam Renesas Design Vietnam Co., Ltd Full time

    **Mô tả công việc**:(Mức lương: Thỏa thuận)1. Involve in some or all aspects of digital integrated circuit design from initial concept through to design and verification of Chip (SoC/ASIC), IP/Peripheral and CPU core by hardware description language (Verilog HDL) or High-Level language (C/C++)Tham gia một vài hoặc tất cả các công...


  • Ho Chi Minh City, Ho Chi Minh, Vietnam Synopsys Full time

    43243BR VIETNAM Ho Chi MinhJob Description and Requirements The Synopsys Mixed-Signal IP organization seeking a highly motivated individual responsible for the physical implementation of complex Mixed signal IPs and test chips across multiple process technologies.We're looking for a Physical Design Implementation Engineer to join the team.Does this sound...


  • Ho Chi Minh City, Ho Chi Minh, Vietnam INTEL Full time

    Performs physical design implementation of custom IP and SoC designs from RTL to GDS to create a design database that is ready for manufacturing. Conducts all aspects of the physical design flow including synthesis, place and route, clock tree synthesis, floor planning, static timing analysis, power/clock distribution, reliability, and power and noise...


  • Ho Chi Minh City, Ho Chi Minh, Vietnam INTEL Full time

    Performs physical design implementation of custom IP and SoC designs from RTL to GDS to create a design database that is ready for manufacturing. Conducts all aspects of the physical design flow including synthesis, place and route, clock tree synthesis, floor planning, static timing analysis, power/clock distribution, reliability, and power and noise...


  • Ho Chi Minh City, Ho Chi Minh, Vietnam Talentnet Full time

    Negotiable Hi-Tech & ITRESPONSIBILITIES: Perform NetlisttoGDS design flow, including floor planning, placement, timing optimization, clock tree synthesis and routing. Support STA timing analysis and fixing Perform physical verification, including DRC, LVS, IR drop and DFM analysis.REQUIREMENTS: Major:EE/CS. Familiar with Cadence Innovus or Synopsys...


  • Ho Chi Minh City, Ho Chi Minh, Vietnam Talentnet Full time

    Hi-Tech & ITRESPONSIBILITIES: Perform NetlisttoGDS design flow, including floor planning, placement, timing optimization, clock tree synthesis and routing. Support STA timing analysis and fixing Perform physical verification, including DRC, LVS, IR drop and DFM analysis.REQUIREMENTS: Major:EE/CS. Familiar with Cadence Innovus or Synopsys ICC2/Fusion...


  • Ho Chi Minh City, Ho Chi Minh, Vietnam HCL Vietnam Company Limited Full time

    HCL Vietnam Company Limited Level 11, Five Star Tower, 28Bis Mac Dinh Chi Street, Da Kao Ward, District 1, Ho Chi Minh Leadvisors Tower, Level 15, 643 Pham Van Dong Street, Co Nhue Ward, Bac Tu Liem, Ha Noi Hybrid Posted 1 day ago Skills:EnglishSystem EngineerTop 3 reasons to join us: Attractive Salary and Performance Bonus Health Care for Employees &...


  • Ho Chi Minh City, Ho Chi Minh, Vietnam Renesas Design Vietnam Full time

    Requisition ID: Department: SoC IP Development Department- Location: Ho Chi Minh, VN- Job Function: Hardware EngineeringLogic Design Involve in some or all aspects of digital integrated circuit design from initial concept through to design and verification of Chip (SoC/ASIC), IP/Peripheral and CPU core by hardware description language (Verilog HDL) or...


  • Ho Chi Minh City, Ho Chi Minh, Vietnam Faraday Technology Corporation Full time

    Responsibilities Participate in ASIC development project with emphasis in place and route implementation (block, subsystem and/or toplevel), timing closure, low power, physical verification, power analysis and IR/EM with package Coordinate and drive physical design activities of the SoC and support crossfunctional engineering effort for signoff closure for...


  • Ho Chi Minh City, Ho Chi Minh, Vietnam Synopsys Full time

    50460BR VIETNAM Ho Chi MinhJob Description and RequirementsOpportunities Offer professional, innovative, fair and fun working environment. Strong culture company. Competitive salary and benefit.Strong support from company for health:Insurance, Sport clubs: Football, Ping-Pong, Badminton, Yoga, Zumba Strong support from company for team building, social...


  • Ho Chi Minh City, Ho Chi Minh, Vietnam Adecco Full time

    Responsibilities: Physical Level Floorplan, Placement, CTS, Routing, and validation (Ill2/ Innovus) Physical Design Flow and Implementation Methodology development and implementation Physical Verification SI/PI/EM/ESD analyze Physical Verification (Calibre PERC/DRC/ERC/LVS)Experience requirements: Understand ASIC design flow (RTL to GDS) Understand EDA data...

  • SOC Design Engineer

    1 week ago


    Ho Chi Minh City, Ho Chi Minh, Vietnam INTEL Full time

    As a Physical Design Static Timing Analysis / STA Engineer, your will:Perform static timing analysis (STA) and timing optimization, generate and verifies timing constraints, performs SI/Noise analysis, and fixes timing & noise violations at full chip/block level for SoCs. Utilize understanding of Design for Test for timing analysis and constraints. Develop...